Double-gate thin-film SOI MOSFETs have been developed for highspeed CMOS-ULSI. The important processes include planarization of the bonded surface by CVD SiO2 polishing, and low-temperature wafer bonding using BPSG film. The characteristics of the devj-ce are dramatically improved by using a double-gate structure with a 50 nmthick Si layer, The drain current of a double-gate n-MOSFET is 3 times higher than that of a single-gate n-MOSFET. The maximum transcond.uctance is L50 mS,/mm, more than twice that of a single-gate n-MOSFET.
Introduction
Ultra-thin SOI MOSFETs are expected to be free of kink effects and provide an excellent subthreshold slope and an increased current when the channel region is ful1y depleted by the gate potential . L-3) Recently, SOI MOSFETs Figure 1 shows the double-gate SOI MOSFET structure. The back-gate is buried in the insulator. The thin Si layer has a crystal quality equal to that of bul-k Si. This structure is Figure 5 shows the bond strength. The two wafers are bonded using pulsefield-assisted bonding at a 950'C in a 0 . L Pa N2 atmosphere. The bond strength of the polished CVD-SiO2/BPSG film exceeds 2000 kgf/cm2. This value is comparable with that of convent iona 1-si I i c on / the rmal-oxide bonded waferr strong enough for LSI fabrication. 5. Electrical characteristics An SEM micrograph is shown in Figure 6 . The SOI thickness is 50 nm. The back-and f ront-gate oxj-de are Z2-nm-thick. The gate material used p* Figure 7 shows current-voltage characteristics for both double-gate and single-gate n-MOSFETs. The gate length is 0. 6 pm and the gate width is 1-0 pm. The drain current of the double-gate n-MOSFET is 3 times higher than that of single-gate n-MOSFETs. Figure I shows Gate voltage (V) 9* of double-and single-gate n-
